• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A heterojunction structure, also called hetero-structure, made of a semiconductor material, in particular for a high electron mobility transistor (HEMT) comprising a substrate (4), a stack of at least three buffer layers made of the same semi-material column-III nitride-based broad bandgenerator, of which a first unintentionally doped buffer layer (6), a second buffer layer (8), a third unintentionally doped buffer layer (10), a non-intentionally doped layer; intentionally doped (11) and a barrier layer (12) disposed on the third layer (11), said barrier layer (12) being made of a wide band gap nitride semiconductor material EG2 of column III; the second buffer layer (8) has constant P + type doping over all or part of its thickness; and the third buffer layer (10) has a first region (16) unintentionally doped throughout its thickness and at least one second region (18) adjacent to said first region with N + doping surrounding the first region (16).
    公开号:FR3030114A1
    申请号:FR1462461
    申请日:2014-12-15
    公开日:2016-06-17
    发明作者:Frederic Morancho；Saleem Hamady；Bilal Beydoun
    申请人:Centre National de la Recherche Scientifique CNRS；Universite Libanaise；
    IPC主号:
    专利说明:

    [0001] TECHNICAL FIELD The present invention relates generally to the techniques for producing high electron mobility transistors (HEMTs) of the "High Electron Mobility Transistor". It relates more particularly to a hetero structure from which such a transistor can be made. The invention finds applications, in particular in the field of power electronic components used, for example, in devices for producing, converting and / or managing renewable energies such as wind or solar energy, but also in transport with low ecological impact. Previous Art Renewable energy sources such as wind or solar energy have for some years now become viable alternative solutions, adapted to cope with declining fossil energy resources and global warming. In addition, the development of means of transport with low environmental impact, such as the tramway, the train or the electric car, calls for the development of suitable electronic power components and more, especially of power switches.
    [0002] In particular, improvements to semi-conductor type components in the form of integrated circuits, such as power transistors, relate to the intrinsic characteristics of these components to increase their operating voltage and / or their maximum switching frequency. They also aim to offer total integration solutions allowing mass manufacturing to reduce production costs. To date, only silicon-based power components (Si) such as, for example, MOS transistors ("Metal Oxide Semiconductor") or IGBT transistors ("Insulated Gate Bipolar Transistor") perform this type of function. However, the physical properties inherent in the use of Si make the technological evolutions of this type of component difficult.
    [0003] 3030114 2 In recent years, numerous research projects have made it possible to find alternative solutions through the use of wideband forbidden materials, enabling the realization of new power components such as for example high electron mobility transistors, also 5 called HEMT transistors. Silicon Carbide (SiC) and Gallium Nitride (GaN) have emerged as two of the most promising materials thanks to a high critical electric field and a wide range of temperature functions. Despite remarkable results, the SiC-based power components have, however, difficulties in penetrating the mass markets due to the limited sizes of SiC wafers (currently 100 to 150 mm in diameter). In addition, problems remain to date for this type of components in terms of fault control, but also the reproducibility of manufacturing processes.
    [0004] GaN seems to be a very interesting alternative to SiC for the design of power components. In fact, GaN is a semiconductor material that is more efficient than Si or SiC in terms of compromise pass resistance / voltage withstand. This ratio, otherwise known as the merit factor, characterizes the static performance of a power switch. In Figure 1 is shown an example of heterojunction electronic structure used in a HEMT transistor. This heterojunction electronic structure comprises several layers based on GaN each having intrinsic characteristics under control, and stacked one above the other, with: a substrate 1, above which comes a first layer 3, called a layer buffer, composed of a material M1 characterized by its bandgap width or "gap" Eg1; and, a second layer 5, referred to as a barrier layer, coming over the first layer 1 and composed of a material M2 characterized by its bandgap width or "gap" Eg2, where Eg1 is smaller than Eg2. Many research studies concern the control and improvement of two-dimensional electron gas confinement at the AIGaN / GaN heterostructure by studying different solutions. These solutions may be at the level of the deposition of the GaN layer, in order to modify certain intrinsic characteristics of the hetero-structure thus making it possible to obtain HEMT transistors with relatively high switching speeds as well as relatively low losses. They may also consist of creating new MOS-HEMT structures. Thus, for example, a MOS-HEMT transistor structure is proposed in the IEEE Publication of 2008, "Enhanced device performance of AIGaN / GaN HEMTs using thermal oxidation of electron-beam deposited Aluminum for gate oxide" by C. Hongwei et al. . This publication shows the improved performance of a conventional HEMT transistor structure that can be achieved by adding an oxidation layer at the gate electrode. The MOS-HEMT structure thus obtained has lower leakage currents and a larger drain current range than a conventional HEMT structure with, however, the need to have a threshold voltage of less than zero volts to place the transistor in a blocked state. However, another very important research axis at the present time concerns the rest state of this type of structure, that is to say the state of the transistor 25 when no voltage is applied to the transistor. gate electrode of the HEMT transistor. Indeed, in many power applications, the transistor used as a switch must be in the open state by default (also called "normally OFF" function). Indeed, this state is essential for reasons of safety and energy saving, as for example in applications for the transport of cars or rail. Several GaN-based structures have recently been proposed in order to satisfy the "normally OFF" functionality of a HEMT transistor. Work of the team of C. Hongwei et al, showed the possibility of modifying the threshold voltage to obtain a "normally OFF" HEMT transistor by using a Fluoride ion treatment in a publication called "Self-aligned enhancement". - AIGaN / GaN HEMTs mode Using 25keV Fluorine Ion 5 Implantion "published in 2010 in the IEEE journal. To do this, a Fluorine doped zone is inserted into the barrier layer of the HEMT transistor structure AIGaN / GaN and this latter is placed below the gate electrode, the Fluor ion doses being determined to have an sufficient offset of the voltage Vgs of the transistor.
    [0005] The US2007 / 0278518 patent entitled "Enhancement Mode Ill Devices and Circuits" further proposes a further development of the method of manufacturing a HEMT transistor structure. According to this evolution, a Fluorine plasma treatment method is used on the barrier layer of the hetero-structure. This method makes it possible, with a relatively simple method (use of a fluorine plasma), to modify the intrinsic characteristics of the hetero-structure in order to obtain an "normally OFF" transistor. The evolution of design and manufacturing techniques such as those presented above makes it possible to obtain "normally OFF" HEMT transistors that can address only certain energy conversion markets because of still relatively large leak currents. US patent application US2013 / 0256685 entitled "Compound semiconductor device and method for manufacturing the same" provides a HEMT transistor-based structure in which a two-dimensional electron gas is generated, and an electrode is formed on the electron-based structure. HEMT transistor. The structure further includes a P-type semiconductor layer below an area where the two-dimensional electron gas is generated. To control an electron density of the two-dimensional gas, the P-type semiconductor layer has a portion containing a greater amount of ionized acceptors than other portions of the P-type semiconductor layer.
    [0006] SUMMARY OF THE INVENTION The aim of the invention is to overcome the disadvantages of the aforementioned prior art, and more particularly to allow the realization of an HEMT transistor with a low leakage current at the gate, a switching speed. 5 and a threshold voltage greater than 0 V to ensure the "normally OFF" functionality. For this purpose, a first aspect of the invention provides a heterojunction structure, in particular for a high electron mobility transistor (HEMT) comprising: a planar substrate, a stack of buffer layers with at least three layers, a same wide bandgap III-wide bandgap semiconductor material Eg1 of which: a first unintentionally doped buffer layer 15 is disposed on the substrate, a second buffer layer disposed on the first layer and having a thickness determined in a direction orthogonal to the plane of the substrate, a third unintentionally doped buffer layer 20 disposed on the second buffer layer and having a thickness determined in a direction orthogonal to the plane of the substrate, - an unintentionally doped layer disposed on the third layer buffer made of a broadband forbidden semiconductor material Eg1 based on nitride of the column III identical to that of the stack of buffer layers, - a barrier layer disposed on the layer disposed on the third buffer layer, said barrier layer being made of a wideband forbidden semiconductor material Eg2 based on nitride of the column III, wherein: the second buffer layer has a substantially constant P + type doping over all or part of its thickness, and the third buffer layer comprises a first region which is unintentionally doped throughout its thickness, and at least one second region adjacent to said first region and which is doped with N + type doping. Thus, thanks to the presence of the two regions, the effect of the second P + doped buffer layer is attenuated on a two-dimensional electron gas. In an exemplary embodiment, the second region adjacent to the first region of the third buffer layer has constant doping throughout the thickness of said third buffer layer thereby controlling the 2DEG bidimensional gas formation. Alternatively, the second region adjacent to the first region of the third buffer layer has a Gaussian type doping along the thickness of said third buffer layer. According to embodiments of the invention, a distance in a direction orthogonal to the plane of the substrate between the second buffer layer and the interface between the layer disposed on the third buffer layer and the barrier layer is less than 20 nm. which makes it possible to control and raise locally the Fermi level and the heterojunction conduction band. According to various embodiments of the invention, the nitride semiconductor material of the column III of which are formed the first buffer layer, the second buffer layer, the third buffer layer, the layer disposed on the third buffer layer and the layer barrier 25 comprises GaN. N + type doping may be used to dopate the region adjacent to the first region of said third buffer layer and the dopant is preferably silicon. Advantageously, to overcome this problem but also the possible problems of dislocation, in one embodiment of the invention a transition layer is interposed between the substrate and the first buffer layer. A second aspect of the invention relates to a HEMT type transistor made from a hetero-structure as described above. The transistor comprises a surface gate electrode determined in a plane parallel to the plane of the substrate, a drain electrode and a source electrode disposed in the same plane above the barrier layer of the heterojunction structure. In an exemplary embodiment, the first region of the third buffer layer of the heterojunction structure is disposed below the gate electrode, and has a surface in a plane parallel to the plane of the substrate which is less than or equal to said surface. of the gate electrode. In embodiments, such a transistor may have an oxide-based insulating layer on the barrier layer below the gate electrode for controlling leakage currents. For example, the insulating layer has a surface in a plane parallel to the plane of the substrate identical to the surface of the gate electrode. According to a third aspect of the invention, there is provided a semiconductor product comprising at least one transistor according to the second aspect. It can be, for example, a power switch or any other power component such as a power voltage regulator, for example. According to a fourth aspect, the invention relates to a method of manufacturing such a hetero-structure which comprises: - the preparation of a planar substrate, - the successive depositions on the substrate of a stack of buffer layers made in one same column III nitride semiconductor material including: depositing a first buffer layer on the substrate, said semiconductor material of which said first buffer layer is unintentionally doped, 3030114 8 depositing a second buffer layer on the first buffer layer having a determined thickness in a direction orthogonal to the plane of the substrate and the doping of said second buffer layer being carried out using P + doping elements throughout its thickness ; depositing a third buffer layer on the second buffer layer and having a thickness determined in a direction orthogonal to the plane of the substrate, said semiconductor material which is made of said third buffer layer being unintentionally doped; using N + doping elements of at least one region of the third buffer layer adjacent to a first region of said third buffer layer which is unintentionally doped throughout its thickness; intentionally doped with a tubular III nitride wide bandgap semiconductor material Eg1 identical to that of the buffer layer stack, - depositing a barrier layer of a broadband semiconductor material prohibited nitride-based column III on the third buffer layer. Advantageously, this manufacturing method is simple and requires few additional steps compared to the manufacture of a conventional hetero-structure, for example for the production of a conventional HEMT transistor.
    [0007] In order to optimize the performance of the structure, it is proposed in an alternative embodiment of the method that the successive deposits of the stack of layers are made without interruption of an epitaxial process. Brief Description of the Drawings Other features and advantages of the invention will become apparent upon reading the following description. This is purely illustrative and should be read with reference to the accompanying drawings in which: FIG. 1, already analyzed, is a sectional view of a heterojunction structure according to the prior art; FIG. 2 is a sectional view of an example of a stack of layers forming a heterojunction structure according to an embodiment of the invention; - Figures 3 to 14 are sectional views illustrating the main technological steps for the realization of the heterojunction structure of Figure 2; Figure 15 is a sectional view of an HEMT transistor according to one embodiment; Figure 16 is a top view and Figures 17 and 18 are side views showing the position of the gate electrode of the transistor relative to a first unintentionally doped region of an underlying buffer layer; Figure 19 is a graph showing the threshold voltage and current of the transistor of Figure 15 as a function of its gate-source voltage; - Figure 20 is a sectional view of an example HEMT transistor according to another embodiment. DETAILED DESCRIPTION OF EMBODIMENTS As a preliminary matter, it should be noted that all the figures illustrating sectional views of the heterojunction structure as well as all the figures illustrating stackings of the layers but also those representing process steps of manufacturing the heterojunction structure and the HEMT transistor, are not to scale. The different thicknesses are not represented in proportions that correspond to reality. For the sake of simplification, in the description which follows and in the figures, the elements common to all the structures bear the same references. The invention will be more particularly described in a nonlimiting example of application to a heterojunction structure 2 for HEMT transistors.
    [0008] The heterojunction structure example 2 described hereinafter is based on element nitrites from column III of the Periodic Table of Elements, also called Mendeleev Table. It relates more particularly to a heterojunction structure 2 based on nitrided materials to form an AIGaN / GaN type interface. Advantageously, the GaN is a semiconductor material with a forbidden bandwidth Eg1 smaller than a bandgap width Eg2 of the material AIGaN.
    [0009] It is obvious, however, that the invention is not limited to these examples. For example, a heterojunction structure that uses the properties of another type of semiconductor material for creating an interface between a GaAlAs type large gap material and a GaAs type small gap material can be used. performed.
    [0010] Figure 2 shows a first example of stack of buffer layers constituting structure 2 heterojunction. It comprises in ascending order of stacking: a substrate 4 plane, a stack of buffer layers with at least three layers 15 of a same wideband forbidden semi-conductor material Eg1 based on nitride column III of which a first, unintentionally doped buffer layer 6 is disposed on the substrate 4, a second buffer layer 8 disposed on the first layer 6 and having a determined thickness in a direction orthogonal to the plane of the substrate, a third buffer layer 10 unintentionally doped disposed on the second buffer layer 8 and having a thickness determined in a direction orthogonal to the plane of the substrate, - an unintentionally doped layer 11 disposed on the third buffer layer 10 of a wide bandgap semiconductor material Eg1 based on the nitride of column III identical to that of the stack of buffer layers, a barrier layer 12 dared on the layer 11, said barrier layer 12 being made of a nitride-based wide bandgap semiconductor material Eg2 of column III, in which: the second buffer layer 8 exhibits a substantially constant P + type doping all or part of its thickness, and - the third buffer layer 10 has a first region 16 5 which is unintentionally doped throughout its thickness, and at least one second region 18 adjacent to said first region 16 and which is doped with N + type doping. The manufacturing method in an exemplary embodiment of such a hetero-structure comprises: - the preparation of a plane substrate 4, - the successive depositions on the substrate 4 of a stack of buffer layers made of the same semi material column III nitride driver, including: depositing a first buffer layer 6 on the substrate 4, said semiconductor material which is made of said first buffer layer being unintentionally doped, the deposition of a second buffer layer 8 on the first buffer layer 6 having a thickness determined in a direction orthogonal to the plane of the substrate and the doping of said second buffer layer being carried out using P + doping elements over its entire thickness, depositing a third buffer layer on the second buffer layer and having a determined thickness in a direction orthogonal to the plane of the substrate, said material wherein said third buffer layer is unintentionally doped; doping with N + doping elements of at least one region 18 of the third buffer layer adjacent to a first region; of said third buffer layer which is unintentionally doped throughout its thickness, - the deposition of an unintentionally doped layer 11 of a tubular III nitride wide bandgap semiconductor material Eg1 identical to that of the stack of buffer layers, 5 - the deposition of a barrier layer 12 of a nitride-based wide bandgap semiconductor material of column III on the layer 11. The performance of the heterojunction structure 2 having a stack of layers depends inter alia on the crystalline quality of the epitaxial material used. GaN is an epitaxial material which makes it possible to limit partial disagreements of mesh with the materials forming the hetero-structure. To do this, the GaN is obtained by crystallographic growth from the substrate 4. Several types of materials can be used to make the substrate 4, as epitaxial substrate for GaN. In embodiments, silicon carbide (SiC), which gives a mesh mismatch of the order of only 3.4%, or Sapphire (A1203), for example, is used. Other examples of substrates, such as substrates based on GaAs, ZnO or so-called "free standing" substrates may also be used.
    [0011] Alternatively, silicon (Si) may also be used. Indeed, the Si is a material that is commonly used for the manufacture of electronic components in general and HEMT transistors in particular. The massive and old use of Si in the electronic components makes it a material whose intrinsic characteristics are very well controlled with, above all, a very low cost price despite a higher mesh size than SiC. Depending on the nature of the substrate, for example SiC or Si, or the crystalline orientation of the Si substrate, the quality of the GaN layer obtained by epitaxial growth can vary, which is likely to modify the performance of the structure 2 to heterojunction. Therefore, in an exemplary embodiment, the heterojunction structure 2 can be carried out on a substrate Si of crystalline orientation determined, for example that noted (111) in the literature. It may sometimes be necessary to deposit a transition layer 14 as illustrated in FIG. 3, more commonly known as a nucleation layer, in order to overcome any dislocation problems. This transition layer 14 can also reduce the risk of tearing between the layers. These tears are generally due to the difference in mechanical stresses internal to the interface between the layers. Thus, for example and as illustrated in Figure 3, the transition layer 14 may be disposed between the substrate 4 and the first buffer layer 6 of the buffer layer stack. In a variant (not shown in the figures), several transition layers can be deposited between two layers. In the case of several nucleation layers (or transition layers), these may be deposited, for example in several successive deposition operations, on another layer of nitride compounds by epitaxy. Advantageously, this makes it possible to improve and / or control the quality of the first buffer layer 6 in order to avoid, for example, tearing off or the creation of gaps which could lead to uncontrolled leakage currents. It will also be noted that the substrate Si may be of crystalline orientation other than (001) or even (100), and that, if necessary, intermediate layers may be used, as previously stated, in order to obtain a film of GaN in concordance with the specifications of the application. It should be noted that the substrates described above are mentioned here only by way of example and are not limiting of the invention. The growth of the various layers of heterojunction structure 2 can be carried out using microelectronic techniques, for example a vapor phase epitaxy technique in HVPE type reactors (Hybrid Vapor Phase). Epitaxy "), from certain gaseous mixtures of type for example GaCl3 / NH3. This technique allows 3030114 14 through high growth rates to obtain relatively large thicknesses and excellent qualities. Other deposition techniques may also be used, such as, for example, the MBE (Molecular Beam Epitaxy) method, but also the MOCVD (MetalOrganic Chemical Vapor Deposition) method. These methods are given by way of example and have no limiting character as to the techniques for designing such nitride layers that can be used for the design of HEMT transistors. In embodiments and as illustrated in FIG. 4, the growth of the first buffer layer 6 of the stack of layers can be obtained by the MOCVD method, for example by using elements of column III, in particular by routing. in a reaction chamber. It may be, for example, a mixture of dihydrogen as well as a chemical precursor. The GaN is thus formed on the surface of the transition layer 14 to form the first buffer layer 6. Advantageously, the first buffer layer 6 is unintentionally doped. For those skilled in the art, such a layer, that is to say a layer unintentionally doped GaN is also called UID-GaN (unintentionally doped), GaN-NID (from French). "GaN No Intentionally Doped"), or i-GaN ("intrinsic GaN" or "intrinsic GaN"). Such an epitaxial process makes it possible to obtain a growth rate of the order of a few pm / h. Thus, it is possible to obtain a thickness of the order of 1 to 3 pm for the first buffer layer 6 in only a few hours.
    [0012] The second buffer layer 8 (FIG. 5) is then deposited on the first buffer layer 6. Advantageously, the second buffer layer 8 is produced without the epitaxial process being interrupted, that is to say without the substrate 4 is removed from the epitaxy chamber or undergoes other technological steps. Thus, the quality of the interfaces between the different layers is substantially improved. In addition, thanks to the successive deposition of the stack of layers, the process time is decreased, which substantially reduces the production costs of the structure 2 to heterojunction. The growth process of the second buffer layer 8 by epitaxy relies substantially on the same method as that described in the previous paragraphs for the first buffer layer 6. In order to boost the second buffer layer 8, a P-type doping element is used. during the growth process of the latter. The P-type doping element preferentially belongs to the elements of column II-A such as, for example, magnesium (Mg). However, other dopants of this same column of the Mendeleev periodic table may also be used, such as, for example, Beryllium. Advantageously, the doses of doping elements during the growth process of the second buffer layer 8 may be modulated to obtain a layer with a determined doping corresponding to a specification of the precise loads of the application. The second buffer layer 8 has a minimum thickness of 400 nm in order to obtain threshold voltages shifted to positive values. In embodiments, the heterojunction structure 2 further comprises a third GaN buffer layer 10 as illustrated in FIG. 6. The material of this third buffer layer 10 as well as the intrinsic characteristics are preferably identical to the characteristics of the first buffer layer 6 of the stack of layers. Preferably, the third buffer layer 10 is unintentionally doped UID-GaN. The method for obtaining this layer is identical to that presented previously for producing the first buffer layer 6. The third buffer layer 10 furthermore has a thickness of the order of 10 nm making it possible to shift the threshold voltage of the HEMT towards values positive. Advantageously, thanks to the manufacturing process presented above, the heterojunction structure 2 has a lower risk of tearing the films constituting the different layers. In addition, thanks to successive deposits of the stack of layers, it is possible to control the amount of impurities 3030114 16 in the different layers while decreasing the number of technological steps. Thus, the cost of manufacturing such a heterojunction structure 2 is substantially reduced compared to the structures of the prior art.
    [0013] In order to control the carrier density in the two-dimensional electron gas, in a preferred embodiment it is delimited, in the third buffer layer 10, a first region 16 as well as at least one region adjacent to this region 16, such as the adjacent regions 18 located on either side of the region 16 in the layered view of FIG. 7. It will be noted that, viewed from above, the two regions 18 of FIG. 7 may only be a single region 18 surrounding the region 16. To obtain these regions, it is first used as illustrated in Figure 8 a masking layer 20 or protection to delimit accurately the first region 16. This mask 20 can be achieved for example with a photosensitive polymer allowing using conventional photolithography techniques to delimit the first region 16. This process of delimitation using a polymer is well known to man of art it will not be more detailed here. Once the first region 16 is defined and the mask 20 is adapted to protect the third buffer layer 10, an ion implantation process is performed on the entire surface of the third buffer layer 10 which is not protected by the mask 20. Preferably, an N-type dopant such as Si is used. The localized implantation or otherwise known as localized doping of a GaN layer requires relatively high dopant energies. Indeed, to penetrate the dopants in depths of a few nm in the GaN layer, it is necessary to use energies of the order of a few tens or even hundreds of keV. Such energies are necessary because of a relatively high GaN atomic density compared, for example, with that of silicon. Ion implantation processes are now well known, controlled and therefore will not be presented here.
    [0014] In order to finalize the implantation process, an annealing is performed so that the doping species are positioned in substitutional sites (activation). Annealing is also used so that the GaN recrystallizes following the damage caused by the implantation. For example, the annealing temperature is of the order of 1000 ° C. Advantageously, this implantation step makes it possible to cancel the influence of the presence of the second P-doped buffer layer 8 on the two-dimensional electron gas at the two regions 18. In one exemplary embodiment, the N + type doping in the third buffer layer 10 is of Gaussian form as schematically illustrated in Figure 9a. The dimensions of the first region 16, as well as the thickness of the third buffer layer 10, play an important role in the properties of the heterostructure. Thus, it is preferable to delimit the implantation area precisely.
    [0015] It should be noted that materials that can be used to create the masking layer 20 have been given by way of example only as well as the doping mode of the two regions 18. Moreover, it is understood that the completeness different stages of the technological process such as, for example, photosensitive resin deposition phases, photolithography steps and cleaning steps necessary for such a process have not been cited to make the description cumbersome. In a variant of the invention, the N + type doping in the third buffer layer 10 allows the latter to propagate in the p-doped zone of the second buffer layer 8 as illustrated schematically in FIG. 9b. Thus, the second buffer layer 8 may have a doping profile which is not constant over its entire thickness. Referring to FIG. 10, an unintentionally doped layer 11 is then deposited on the third buffer layer 10. The material constituting the layer 11 may be formed of a wide band gap semiconductor material Eg1 based on nitride nitride. column III identical to that of the stack of buffer layers. Preferentially, the layer 11 is unintentionally doped UID-GaN. The method for obtaining this layer is identical to that presented previously for manufacturing the first buffer layer 6. The layer 11 furthermore has a thickness of between 10 and 30 nm, preferably of the order of 10 nm, for shifting the voltage. threshold of the HEMT to positive values.
    [0016] Referring to FIG. 10, a barrier layer 12 is then deposited on the unintentionally doped layer 11. The material constituting the barrier layer 12 may be formed of a semiconductor material having a bandwidth Eg 2. In the example considered here, this layer may be composed of AIGaN, such as AIGa (1-x) N, where x is the mole fraction and is between 0 and 1, with a thickness of the lower barrier layer 12. at 1um. In an embodiment not illustrated in the figures, the barrier layer 12 may be composed of several layers with respective controlled characteristics, such as, for example, a doped layer, called a donor layer providing electrons involved in the formation of the gas. two-dimensional electron. The heterojunction structure 2 which has been presented above allows an improvement, for example, in the control of the threshold voltages of the HEMT transistors in order to obtain "normally OFF" transistors. In addition, such a structure makes it possible to obtain a transistor with improved reliability. In an alternative embodiment, the third buffer layer 10 is doped with an N-type dopant element during the growth process of the latter. The N-type doping element may be Si. To delimit the first region 16 (FIG. 11), the third buffer layer 10 is locally etched preferably with the aid of, for example, a dry etching solution. An unintentionally doped GaN layer 10.1 is then produced in the first region 16 (FIG. 2). Thus, the presence of the second P + doped layer 8 under the part 10.1 of the third buffer layer 10 will make it possible to influence the 2DEG gas. Advantageously, this method makes it possible to reduce the charge defects in the volume of the third buffer layer 10.
    [0017] In another variant illustrated in FIG. 13, the third N + doped buffer layer 10 is produced by a so-called "lift" method of deposition for defining the first region 16 without etching of the third buffer layer 10. Next, a Deposition of GaN-NID layer 10.1 is performed (Figure 14). Advantageously, the first buffer layer 6, the layer 11 and the first region 16 may have a slight N-doping (1016 to 1017 cm-3) much lower than the N + doping (1019 to 1020 cm-3) of the region 18. Embodiment of an HEMT transistor, this comprises, as shown in FIG. 15: a flat substrate 4, a stack of buffer layers with at least three layers made of the same wide bandgap semiconductor material Eg1 based on a nitride of column III, of which: a first, unintentionally doped buffer layer 6 is placed on the substrate 4, a second buffer layer 8 placed on the first layer 6 and having a thickness determined in a direction orthogonal to the plane of the substrate, 20 a third unintentionally doped buffer layer 10 disposed on the second buffer layer 8 and having a determined thickness in a direction orthogonal to the plane of the substrate; unintentionally doped layer 11 disposed on the third buffer layer 10 made of a tubular III nitride wide-bandgap semiconductor material Eg1 identical to that of the buffer layer stack, - a barrier layer 12 disposed on the layer 11, said barrier layer 12 being made of a nitride-based broadband semiconductor material Eg2 of column III, source (S), drain (D) and gate (G) electrodes .
    [0018] The manufacturing method in an exemplary embodiment of a transistor (HEMT) using such a hetero-structure comprises: - the preparation of a plane substrate 4, - the successive depositions on the substrate 4 of a stack of layers 5 buffers made of the same nitride-based semiconductor material of column III, including: deposition of a first buffer layer 6 on the substrate 4, said semiconductor material of which said first buffer layer is made unintentionally doped, 10 ^ the deposition of a second buffer layer 8 on the first buffer layer 6 having a determined thickness in a direction orthogonal to the plane of the substrate and the doping of said second buffer layer being carried out using doping elements of type P + throughout its thickness; Deposition of a third buffer layer 10 on the second buffer layer 8 and having a thickness determined in a direction orthogonal to the plane of the substrate, said semiconductor material which is made of said third buffer layer being unintentionally doped, 20 - doping with N + doping elements of at least one region 18 of the third buffer layer 10 adjacent to a first region 16 of said third buffer layer which is unintentionally doped throughout its thickness, - the deposition of a non-intentionally doped layer 11, in a Ni1 semiconductor wide bandgap semiconductor material identical to that of the buffer layer stack, on the third buffer layer 10, - the deposition a barrier layer 12 of a column III nitride wide bandgap semiconductor material on the layer 11, - the formation of the electrodes of g rille (G), drain (D) and source (S) using one or more layers of electrically conductive material.
    [0019] It is noted that all the intermediate steps related to such a process as the photolithography, cleaning steps, as well as for example the photosensitive resin deposition steps are not described in detail here so as not to burden the present description. .
    [0020] Drain D and Source S electrodes are so-called "ohmic" contacts thus making metal / semiconductor contacts of low resistance and the gate electrode G is a metal / semiconductor contact known as "Schottky". The method of manufacturing such electrodes being known to those skilled in the art, it will not be detailed in the description.
    [0021] The metals used to make these contact resets of the HEMT transistor described in the invention may be of different natures, depending on the characteristics of the desired contacts. The electrodes may be composed of a single layer of metal, for example Ti, Al or other metals, or even bilayer or tri-metallic layer.
    [0022] These metals can be deposited by the traditional methods of depositing metals used in microelectronics, for example by the Lift-Off method or by the LIGA method (for lithography GAlvanic). Said electrodes may also be made of other materials whose electrical properties have been previously modified to suit the desired contact resistance. As has already been presented in the foregoing, the invention makes it possible to obtain a HEMT transistor with a zero or positive threshold voltage in order to obtain a "normally OFF" HEMT transistor. To do this, in an exemplary embodiment of the method, a first non-intentionally doped region 16 is created enabling the P + doped layer placed under this region to influence the 2DEG electron gas. The first region 16 is positioned under the gate electrode (G) of the transistor and is, according to embodiments, 10 nm thick and has a width of 1 μm. These parameters make it possible to control the threshold voltage of the HEMT transistor.
    [0023] In order not to deplete the conduction channel in a region not controlled by the gate voltage, the first region 16 is characterized by its length Lo16 and its width La16 in a plane parallel to that of the substrate is preferably of dimensions. less than or equal to the dimensions of the gate electrode G in a plane parallel to the plane of the substrate. With reference to Figure 16, then the following relationships are: Lo16 LoG, (1) La16 LaG. (2) where: Lo16 is the length of the first region 16, La16 is the width of the first region 16, LoG is the length of the gate electrode (G), and LaG is the width of the grid (G). These dimensions being considered in a plane parallel to the plane of the substrate. In addition, in order not to incur blockage of the gate current, the placement of the first region 16 with respect to the gate electrode G is important. To do this, the placement of the first region 16 relative to the gate electrode G must be (Figure 17 and Figure 18): [B1 0; B2 = 0] LoZCP = LoG; LaZCP = LaG (3) where: [B1 0; B2 O] LoZCP <LoG, LaZCP <LaG '(4) With: Bl = pl -p2, (5) B2 = p3-p4. (6) where: pl is the positioning of the gate electrode (G) on the x axis, p2 is the positioning of the first region 16 on the x axis, p3 is the positioning of the gate electrode (G) on the z axis, p4 is the positioning of the first region 16 on the z axis, B1 is the distance between the gate electrode (G) and the first region 16 along the x axis B2 is the gap between the gate electrode (G) and the first region 16 along the z axis, Lo16 is the length of the first region 16, La16 is the width of the first region 16, 5 LoG is the length of the gate electrode (G), and LaG is the width of the gate electrode (G). The presence of the first unintentionally doped region 16 placed on the second P + doped buffer layer 8 makes it possible to increase the separation of the Fermi level and, as a result, the conduction band of the AIGaN / GaN heterojunction. According to another exemplary embodiment, the invention proposes to control the threshold voltage of the transistor by varying the distance between the second buffer layer 8 (P + doped) and the AIGaN / GaN interface, that is to say between the In fact, the reduction or increase in the distance between the second buffer layer 8 and the barrier layer 12 makes it possible to modulate the difference between the Fermi level and the conduction band and therefore to modulate the threshold voltage of the transistor. The graph of FIG. 19 compares the threshold voltage of a transistor according to an exemplary embodiment of the invention with the threshold voltage of a conventional "normally ON" HEMT having the same physical and geometrical parameters except of the first region 16. For this structure which is shown to us by way of example, the parameters of the structure are: distance between the top of the layer 8 and the interface between the layer 11 and the barrier layer 12 = 10 nm , 25 - lateral opening (width) = 1 pm - thickness of the layer 8 = 500 nm. These results of simulations show that, unlike the conventional HEMT transistor, the threshold voltage of the HEMT transistor is positive, in particular by adjusting the distance between the second buffer layer 8 and the interface between the layer 11 and the barrier layer 12. However, the leakage currents of such a structure remain relatively high because of the presence of a Schottky contact between the gate electrode G and the barrier layer 12. In order to overcome these drawbacks, it is integrated into another an embodiment of an oxide layer between the gate electrode G and the Al (1-5 x) GaN layer. This further comprises, as represented in FIG. 20: a plane substrate 4, a stack of buffer layers with at least three layers made of the same wide bandgap nitride semiconductor-based semiconductor material Eg1 of which: a first unintentionally doped buffer layer 6 is disposed on the substrate 4, a second buffer layer 8 disposed on the first layer 6 and having a determined thickness in a direction orthogonal to the plane of the substrate, a third layer unintentionally doped buffer 10 disposed on the second buffer layer 8 and having a determined thickness in a direction orthogonal to the plane of the substrate, - an unintentionally doped layer 11 disposed on the third buffer layer 10 of a broadband semiconductor material prohibited Eg1 based on nitride of column III identical to that of the stack of buffer layers, - a barrier layer 12 disposed on the layer 11, said barrier layer 12 being made of a nitride-based broadband semiconductor material Eg2 of column III, source electrodes S, drain D arranged on the barrier layer 12 an electrically insulating layer 24 of the thermal oxide type and a gate electrode G disposed on the electrically insulating layer 24. Those skilled in the art will appreciate that techniques which can be used for the deposition of the insulating layer have been described above.
    [0024] The presence of this electrically insulating layer 24 thus makes it possible to obtain a MOS contact for (Metal / Oxide / Semiconductor) between the gate contact G and the barrier layer 12. The oxide layer 24 can be obtained by thermal oxidation using, for example, a PECVD oxidation furnace (Plasma Enhanced Chemical Vapor Deposition) to obtain layers of a few nanometers to a micrometer thickness, for example. The presence of the oxide layer and the elimination of the Schottky contact make it possible to reduce the leakage current of the order, for example, by a factor of 20, thus making it possible to greatly improve the performance of the transistor. HEMT. The threshold voltage obtained as a function of the parameters mentioned above makes it possible to obtain a HEMT transistor with a threshold voltage, for example of 4V. This positive threshold voltage therefore makes it possible to obtain, according to the various embodiments presented, a HEMT transistor which respects the "normally OFF" functionality. New fields of application are possible thanks to such a component. Indeed, this high threshold voltage makes this type of component insensitive to external disturbances such as noise on the gate voltage, including electromagnetic noise. The above description has been given for illustrative purposes only and is not limiting of the scope of the invention. Any technically feasible variant embodiment may be preferred to the embodiments described. For example, the GaN material used in the description can be replaced by GaAs. The use of such a material therefore implies that the type of dopant and the doses that will be used as well as the dimensions and the positioning of the layer 8 will be chosen so that the overall behavior of the HEMT transistor using a GaAs material corresponds to the transistor described in the invention.
    [0025] Likewise, the steps of the technological method described in the invention are given for illustrative purposes and are not limited to the examples given herein.
    [0026] Finally, it is understood that the various improvements described can be used separately or in combination, depending on the qualities and performance sought for the HEMT transistor made with this structure.
    [0027] The present invention is not limited to the embodiments shown. Other variants and embodiments may be deduced and implemented by the person skilled in the art upon reading the present description and the appended figures. The reference signs can not be understood as limiting the scope of the invention or the scope of the description.
    [0028] In the above description, it is assumed that when an element such as a layer, region or substrate is referred to as "above" or "on" another element, said element may be directly on the other element, or intermediate elements may be present.
    [0029] 15 It is also assumed that the terms first, second, third, and so on. can be used here to describe different elements, components, regions, layers and / or sections. These elements, regions, layers and / or sections should not be limited by these terms. These terms are used only to distinguish an element, component, region, layer, or section of another region, layer, or section. Thus, a first element, region, layer, or section described above could be referred to as the second element, region, layer, or section without departing from the teachings of inventive concepts. In addition, the relative positioning terms, such as "under", "below", "below", "above", "above", etc., have been used here to facilitate the description and to describe the positioning an element relative to another element as illustrated in the figures. It will be understood that the relative positioning terms are intended to cover different orientations of the device according to the invention during use or operation in addition to the orientation shown in the figures. For example, if the device according to the invention is returned, the elements described as "below" or "under" other elements would then be oriented "above" other elements. Thus, the term "below" may encompass both an "above" and "below" orientation. The device may also be otherwise oriented (90 degree rotation or other orientations) and the relative positioning terms used herein will be interpreted accordingly. The terminology used in the description is intended only to describe embodiments and is not intended to limit inventive concepts. The singular determinants "one", "one" and "the" may include plural determinants unless the context clearly indicates the opposite. It will further be understood that the terms "includes", "including", "includes" and "including", when used in this description, indicate the presence of features, operations, elements and / or or components, but do not exclude the presence or addition of one or more other features, features, steps, operations, 15 elements, components. In addition, exemplary embodiments have been described with reference to the illustrations which are schematic representations. As a result, variations in the shape of the illustrations due, for example, to manufacturing techniques and / or tolerances, are to be expected. Thus, the exemplary embodiments should not be construed as being limited to the particular shapes of the regions illustrated herein, but should include deviations in the resulting forms. For example, an implanted region illustrated as a rectangle, is generally rounded or curved in shape and the characteristics and / or gradient of dopant concentration at the edges as well, rather than a binary change at the implanted and non-implanted region. implanted. Similarly, a buried region formed by implantation may result in some form of implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and therefore are not intended to limit the scope of the inventive concepts.
    [0030] Unless otherwise indicated, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by those skilled in the art to whom the inventive concepts belong. It will further be understood that terms such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or Too formal unless expressly defined here.
    权利要求:
    Claims (14)
    [0001]
    REVENDICATIONS1. A heterojunction structure, in particular for a high electron mobility transistor (HEMT) comprising: - a plane substrate (4), - a stack of buffer layers with at least three layers made of the same wide-bandgap semiconductor material Eg1 III-based nitride base of which: a first unintentionally doped buffer layer (6) is disposed on the substrate (4), a second buffer layer (8) disposed on the first layer (6) and having a thickness determined in a direction orthogonal to the plane of the substrate, a third unintentionally doped buffer layer (10) arranged on the second buffer layer (8) and having a determined thickness in a direction orthogonal to the plane of the substrate, - an unintentionally doped layer (11) disposed on the third layer (10) of a wide-bandgap semiconductor III1 semiconductor material of column III identical to that of the piling up of buffer layers; - a barrier layer (12) disposed on the layer (11), said barrier layer (12) being made of a nitride-based wide bandgap semiconductor material Eg2 of column III, in which: the second buffer layer (8) has substantially constant P + type doping over all or part of its thickness, and the third buffer layer (10) comprises a first region (16) which is unintentionally doped throughout its thickness, and at least one second region (18) adjacent to said first region (16) and doped with N + type doping.
    [0002]
    The heterojunction structure according to claim 1, wherein the second region (18) adjacent to the first region (16) of the third buffer layer (10) has constant doping throughout the thickness of said third buffer layer (10).
    [0003]
    The heterojunction structure according to claim 1, wherein the second region (18) adjacent to the first region (16) of the third buffer layer (10) has a Gaussian type doping according to the thickness of said third buffer layer. (10).
    [0004]
    A heterojunction structure according to any one of claims 1 to 3, wherein a distance in a direction orthogonal to the plane of the substrate, between the second buffer layer (8) and the interface between the buffer layer (11) and the barrier layer (12) is less than 20 nm.
    [0005]
    A heterojunction structure according to any one of claims 1 to 4, wherein the column III nitride semiconductor material of which the first buffer layer (6) is produced, the second buffer layer (8). the third buffer layer (10), the layer (11) and the barrier layer (12) comprise GaN. 20
    [0006]
    The heterojunction structure according to any one of claims 1 to 5, wherein the N + type dopant is silicon.
    [0007]
    The heterojunction structure according to any one of claims 1 to 6, comprising at least one transition layer (14) interposed between the substrate (4) and the first buffer layer (6).
    [0008]
    A high electron mobility transistor (HEMT) comprising a heterojunction structure according to any one of claims 1 to 7, and comprising a determined gate electrode (G) in a plane parallel to the plane of the substrate, a drain electrode (D) and a source electrode (S) arranged in the same plane above the barrier layer (12) of the heterojunction structure (2). 3030114 31
    [0009]
    A transistor according to claim 8, wherein the first region (16) of the third buffer layer (8) of the heterojunction structure is disposed beneath the gate electrode, and has a surface in a plane parallel to the plane substrate which is less than or equal to said surface of the gate electrode (G).
    [0010]
    The transistor of any of claims 8 and 9, further comprising an oxide insulating layer (24) on the barrier layer (12) below the gate electrode. 10
    [0011]
    The transistor of claim 10, wherein the insulating layer (24) has a surface in a plane parallel to the plane of the substrate identical to the surface of the gate electrode (G). 15
    [0012]
    An electronic semiconductor device comprising at least one high electron mobility transistor (HEMT) according to any one of claims 8 to 11.
    [0013]
    13. A method of manufacturing a heterojunction structure, in semiconductor material, in particular for a high electron mobility transistor (HEMT), comprising: - the preparation of a substrate (4) plane, - the deposits successive on the substrate (4) of a stack of buffer layers made of a same nitride semiconductor material of column III, including: deposition of a first buffer layer (6) on the substrate (4) ), said semiconductor material having said first buffer layer being unintentionally doped, depositing a second buffer layer (8) on the first buffer layer (6) having a determined thickness in a direction orthogonal to the plane of the substrate and the doping of said second buffer layer being carried out using P + type doping elements throughout its thickness; Depositing a third buffer layer (10) on the second buffer layer (8) and having a thickness determined in a direction orthogonal to the plane of the substrate, said semiconductor material which is made of said third buffer layer being unintentionally doped; - doping with N + doping elements of at least one region (18) of the third buffer layer (10) adjacent to a first region (16) of said third buffer layer which is not intentionally doped throughout its thickness, - the deposition of an unintentionally doped layer (11) of a tubular III nitride wide bandgap semiconductor material Eg1 identical to that of the layer stack buffers on the third buffer layer (10); - depositing a second barrier layer (12) of a column III nitride wide bandgap semiconductor material on the third neck che (11).
    [0014]
    14. The process for producing a heterojunction structure according to claim 13, wherein the successive depositions of the stack of the buffer layers are carried out by an epitaxial process without interruption.
    类似技术:
    公开号 | 公开日 | 专利标题
    FR3030114A1|2016-06-17|TRANSISTOR HEMT
    US11031399B2|2021-06-08|Semiconductor device and manufacturing method of the same
    EP2736079B1|2015-08-19|Method for manufacturing a normally blocked heterojunction transistor
    WO2015052456A1|2015-04-16|Hemt made from a heterojunction
    EP3203526A1|2017-08-09|Heterojunction transistor with improved electron gas confinement
    US20170104091A1|2017-04-13|Nitride semiconductor device and manufacturing method thereof
    WO2013011617A1|2013-01-24|Semiconductor device and method for manufacturing same
    EP3203527A1|2017-08-09|Heterojunction transistor having high electron mobility of the normally-off type
    EP2992558B1|2020-09-09|Method for forming an implanted area for a heterojunction transistor that is normally blocked
    WO2017046077A1|2017-03-23|Enhancement-mode field-effect transistor comprising an algan/gan heterojunction and a p-doped diamond gate
    WO2017072249A1|2017-05-04|Field-effect transistor with optimised performance and gain
    EP3467867A1|2019-04-10|Method for manufacturing an electronic component having a heterojunction equipped with a buried barrier layer
    EP3241238A1|2017-11-08|Multilayer passivation of the upper face of the stack of semiconductor materials of a field-effect transistor
    JP2009246307A|2009-10-22|Semiconductor device and method of manufacturing the same
    JP2015106627A|2015-06-08|Semiconductor laminated substrate
    FR3059467A1|2018-06-01|HETEROJUNCTION TRANSISTOR WITH VERTICAL STRUCTURE
    JP2005260002A|2005-09-22|Semiconductor device
    JP2010177416A|2010-08-12|Nitride semiconductor device
    EP3561880A1|2019-10-30|Hemt and manufacturing method favouring smaller gate length and leakage
    FR3047609A1|2017-08-11|NORMALLY OPEN TYPE HEMT TRANSISTOR HAVING HIGH THRESHOLD VOLTAGE AND REDUCED CONDUCTION RESISTANCE
    WO2020035644A1|2020-02-20|Transistor with high electron mobility
    CN112840440A|2021-05-25|Gallium nitride transistor with doped region
    WO2019106272A1|2019-06-06|Electronic component with a heterojunction provided with an improved embedded barrier layer
    FR3053832A1|2018-01-12|METHOD FOR MANUFACTURING FIELD EFFECT HETEROJUNCTION TRANSISTOR AND CORRESPONDING TRANSISTOR
    FR3061355A1|2018-06-29|NORMALLY BLOCKED HEMT TRANSISTOR WITH CONTRAINTED CHANNEL
    同族专利:
    公开号 | 公开日
    US20180069090A1|2018-03-08|
    US10177239B2|2019-01-08|
    JP2018503252A|2018-02-01|
    FR3030114B1|2018-01-26|
    EP3235006A1|2017-10-25|
    WO2016097576A1|2016-06-23|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20120019284A1|2010-07-26|2012-01-26|Infineon Technologies Austria Ag|Normally-Off Field Effect Transistor, a Manufacturing Method Therefor and a Method for Programming a Power Field Effect Transistor|
    JP4642366B2|2004-03-26|2011-03-02|日本碍子株式会社|Semiconductor stacked structure, transistor element, and method of manufacturing transistor element|
    JP2007005764A|2005-05-27|2007-01-11|Toyota Motor Corp|Semiconductor device and method of manufacturing the same|
    US7932539B2|2005-11-29|2011-04-26|The Hong Kong University Of Science And Technology|Enhancement-mode III-N devices, circuits, and methods|
    JP2008235613A|2007-03-22|2008-10-02|Eudyna Devices Inc|Semiconductor device|
    JP2009302370A|2008-06-16|2009-12-24|Nippon Telegr & Teleph Corp <Ntt>|Semiconductor device|
    JP5533661B2|2008-10-29|2014-06-25|富士通株式会社|Compound semiconductor device and manufacturing method thereof|
    JP2012248632A|2011-05-26|2012-12-13|Advanced Power Device Research Association|Nitride semiconductor device and method of manufacturing nitride semiconductor device|
    JP5739774B2|2011-09-13|2015-06-24|トランスフォーム・ジャパン株式会社|Compound semiconductor device and manufacturing method thereof|
    US9128195B2|2012-03-28|2015-09-08|Luxen Technologies, Inc.|Increasing dynamic range for x-ray image sensor|
    JP5895651B2|2012-03-28|2016-03-30|富士通株式会社|Compound semiconductor device and manufacturing method thereof|
    JP6054621B2|2012-03-30|2016-12-27|トランスフォーム・ジャパン株式会社|Compound semiconductor device and manufacturing method thereof|
    JP2014072397A|2012-09-28|2014-04-21|Fujitsu Ltd|Compound semiconductor device and method of manufacturing the same|
    JP6161246B2|2012-09-28|2017-07-12|トランスフォーム・ジャパン株式会社|Semiconductor device and manufacturing method of semiconductor device|
    FR2998709B1|2012-11-26|2015-01-16|Commissariat Energie Atomique|METHOD FOR MANUFACTURING A NORMALLY BLOCKED TYPE HETEROJUNCTION TRANSISTOR|
    FR3011981B1|2013-10-11|2018-03-02|Centre National De La Recherche Scientifique - Cnrs -|HETEROJUNCTION-BASED HEMT TRANSISTOR|
    US9599416B2|2014-07-26|2017-03-21|John Peyton Slocum|Device to aid in loading cartridges into a pistol magazine|WO2017100661A1|2015-12-11|2017-06-15|Freebird Semiconductor Corporation|A multi-function power control circuit using enhancement mode gallium nitridehigh electron mobility transistors |
    CN107731889A|2016-08-12|2018-02-23|比亚迪股份有限公司|High electron mobility semiconductor device and preparation method thereof|
    CN107706238B|2017-03-24|2020-05-05|苏州能讯高能半导体有限公司|HEMT device and manufacturing method thereof|
    US10756206B2|2017-07-10|2020-08-25|Qualcomm Incorporated|High power compound semiconductor field effect transistor devices with low doped drain|
    JP2019204565A|2018-05-22|2019-11-28|東芝メモリ株式会社|Semiconductor memory device and memory system|
    TW202103268A|2019-07-09|2021-01-16|聯華電子股份有限公司|High electron mobility transistor and method for fabricating the same|
    US11195945B2|2019-09-03|2021-12-07|Taiwan Semiconductor Manufacturing Company, Ltd.|Cap structure coupled to source to reduce saturation current in HEMT device|
    WO2021133772A1|2019-12-26|2021-07-01|Northwestern University|Tunable gaussian heterojunction transistors, fabricating methods and applications of same|
    法律状态:
    2015-10-29| PLFP| Fee payment|Year of fee payment: 2 |
    2016-06-17| PLSC| Publication of the preliminary search report|Effective date: 20160617 |
    2016-11-25| PLFP| Fee payment|Year of fee payment: 3 |
    2017-10-30| PLFP| Fee payment|Year of fee payment: 4 |
    2018-10-26| PLFP| Fee payment|Year of fee payment: 5 |
    2019-10-29| PLFP| Fee payment|Year of fee payment: 6 |
    2020-12-21| PLFP| Fee payment|Year of fee payment: 7 |
    2021-10-28| PLFP| Fee payment|Year of fee payment: 8 |
    优先权:
    申请号 | 申请日 | 专利标题
    FR1462461A|FR3030114B1|2014-12-15|2014-12-15|TRANSISTOR HEMT|
    FR1462461|2014-12-15|FR1462461A| FR3030114B1|2014-12-15|2014-12-15|TRANSISTOR HEMT|
    US15/535,933| US10177239B2|2014-12-15|2015-12-15|HEMT transistor|
    EP15821120.1A| EP3235006A1|2014-12-15|2015-12-15|Hemt transistor|
    PCT/FR2015/053503| WO2016097576A1|2014-12-15|2015-12-15|Hemt transistor|
    JP2017531697A| JP2018503252A|2014-12-15|2015-12-15|HEMT transistor|
    [返回顶部]